Exhibit -

Serial PMID Flash EEPROM for Solid State Disk Applications

3. Mehrours, J. H. Yuan, R. A. Cemes, W. Y. Chien, D. C. Guterman, G. Samach, E. R. D. Norman, M. Moridi, W. Leel, Y. Fong, A. Mihnes and E. Hamm. SunDisk Corporation, Santa Class, CA.

R. W. Gregor, E. P. Ebernardt, J. R. Radosevich, K. R. Sules R. A. Kohler, C. W. Leung and T. J. Mulrooney AT&T Bell Laboratones, Allentown, PA

I. INTRODUCTION

A 9Mb Fiash EEPROM incorporating a serial interface and other features specifically suited for low cost, high capacity and low power sould state storage systems is described. The chip has been fabricated using a triple polysticon, single metal 0.9 micron CMOS process with memory cell size of 270µ x 2.35µ and die size of 331mils x 516mils. Two types of transistors are used: thin oxide transistors are used for low read and programming voltages, and thick oxide transistors are used for high erase voltages. The memory array utilizes a virtual ground architecture with buried a+ source/ drain diffusions contacted to metal but lines every 32 cells. The Flash EEPROM cell erases using inter-poly dielecture tunneling and programs using transitions dielectuon.

The use a of split channel memory transistor allows the floating gate portion of the cell to be crased to negative thresholds, thus eliminating the over-crase limitation of traditional stacked gate flash cells. Figure 1 shows the schematic representation of the memory cell / array and the cell operating voltages under read, program and crase.

II. SERIAL INTERFACE

The memory chip is designed to be used in mutu-chip systems with a dedicated controller to perform data transfer from the host to the memory system. Therefore, to lower overall system cost, a senal interface has been developed which minimizes pin count (with all pads on one side of the chip) and provides denser packing of memory chips on a memory card. Also, some of the functions to pically performed an the memory chip have been difficulted to the controller to reduce active chip area and enhance water yields.

The send interfaced to the chip consists of two inputs (\$10.1), .- 0 Surputs (\$00.1), 2 20 MHz clock (\$CLK). chip select (CS) and pointer / data select (PD). Two senal inputs and cutputs are used to double the serial data transfer. Figure 2 shows the register model for the memory device. Data entering on the \$10.1 pins is routed to the register which is selected based on the state of the PD pin and the contents of the pointer register (PTRREG). First, when PD is high, the data input \$10.1 are routed into PTRREG. Then, when PD is taken low, the pointer register is considered loaded and the senal inputs are routed to one of the other registers (address, data or command) based on the contents of PTRREG. Finally, PD is taken high again and the selected register is considered loaded. Different commands may require a sequence of multiple registers to be loaded before execution of the command. Cummanus are executed upon the rising sage of PD

following loading of the command register. There are a total of sixteen commands available to activate various device functions and test modes.

III. READ PROTOCOL

The memory device is organized as four quadrants of 1152 columns x 2048 rows each. Each quadrant is divided into 512 sectors: each sector consists of 576 bytes: 512 user data bytes (compatible with most operating systems) and 64 bytes of overhead and ECC information.

The read protocol is designed to output data from the device at the maximum rate possible, with no inter-sector delay. Sector data is divided into chunks (64 bits, 32 clock cycles). While one chunk is snifted out, the next input address is shifted in and the associated memory access time is absorbed. The output of the 64 sense amplifiers is loaded in parallel into the data register upon low to high transition of CS (data register load). New data can be shifted out once CS is taken low again. The time require to load new address and memory access time (including row delay) is hidden in the shift out time of the previous chunk. Figure 3 illustrates the read protocol timing.

During read, the selected memory cell current (Ic) is compared against a murrored reference Flash EEPROM cell current (transistor P1 in Figure 4). Transistor P2 amptifies the compared difference in current while N1 also murrors the reference current. Together, P2 and N1 translate the small difference in current into a large voltage signal. A highly accurate current sensing scheme is realized with a minimal transistor configuration.

IV. SECTOR ERASE AND PROGRAM

The SIZ user cata byte sector is the smallest unit of erase. Multiple random sectors or the full chip can be erased in one ims high voltage erase pulse generated on chip. Magnitude and duration of the erase pulse are controlled externally. All sectors to be crased must first be lagged. Executing the tag command sets one erase latch through a selected row line (eliminating the need for a separate crase decoder) as illustrated in Figure 5. Parallel erase of all tagged sectors can be accomplished by subsequently executing an erase command and applying an crase voltage pulse. To minimize crase oxide stress and to achieve sector endurance exceeding 100,000 program / erase cycles, sectors venified to be erased are 'untagged' by the controller to prevent further erasure while other sectors (during parallel multiple sector erase) in the group which need additional erase pulses continue to crase. At the end of each pulse, sectors tagged for erase are verified to determine if Lutinousi erace puises are required.

Peresona Address: Ramous Inc., Mountain View CA

The memory courand as operation and commisses for ast programming using the pulses. Entiretiur bits are programmed in parallel, failowed by an an anip verify operation initiated by the controller. The programming Antage (200) is second externelly




Figure 1 Array Configuration

V. CONCLUSION

A 9Mb Flash EEPROM for night capacity solid state disks is desended. A sendi protocol and small sector size. (are programming and this secret endimence concret with a dedicated councilet verb clears a verm crass of min storage




Figure 2 Register Block Diagram




Figure 3 Read Protocol




Figure 4 Sense Amplifier

Figure 5 Sector Erase Laten

² U.S. Pittents cending

¹ U.S. Patents bending